Added logical circuit experiment input output data generation

src/components/config_logical_gate_construction.py

...fig_logical_gate_construction_no_explicit_input_coding.py

src/components/evolutionary_phase.py

src/components/experiment.py

src/config.py

src/testing/testing_notebook.ipynb